A tunable graphene doping method utilizing a SiO 2 /Si substrate with nanopores (NP) was introduced. Laser interference lithography (LIL) using a He-Cd laser (l ¼ 325 nm) was used to prepare pore size-and pitchcontrollable NP SiO 2 /Si substrates. Then, bottom-contact graphene field effect transistors (G-FETs) were fabricated on the NP SiO 2 /Si substrate to measure the transfer curves. The graphene transferred onto the NP SiO 2 /Si substrate showed relatively n-doped behavior compared to the graphene transferred onto a flat SiO 2 /Si substrate, as evidenced by the blue-shift of the 2D peak position ($2700 cm
Introduction
Since the paper by Andre Geim and Konstantin Novoselov 1 that demonstrated the rst graphene device, graphene-related research has expanded rapidly. The expected properties of graphene have been demonstrated in a relatively short time, [2] [3] [4] [5] and related studies are still ongoing. Graphene has an ultra-high mobility of 200 000 cm 2 V À1 s À1 2 and an excellent thermal conductivity of 5000 W mK À1 , 3 making graphene a promising candidate for nextgeneration electronic material. Moreover, graphene absorbs a broad range of electromagnetic waves from the UV to far-IR regions [5] [6] [7] [8] and exhibits a fast carrier saturation velocity followed by a short carrier life-time, 9 ,10 which are very promising properties for ultra-fast optoelectronic devices. Furthermore, despite its high optical transmittance (97.7%), graphene shows a high electrical conductivity 11, 12 as well as high exibility and stretchability. 4 These properties make graphene a promising candidate material for use in a transparent electrode. 13, 14 The development of an effective doping technique for graphene is necessary to exploit these excellent properties of graphene in a wide range of (opto-)electronic devices. Graphene doping is crucial for realizing the p/njunction, which is the basic unit for electronic circuits, 15 and for the effective control of graphene's Fermi level for compatibility with other circuit elements. 16 Graphene doping techniques have been explored with the following representative doping methods. [17] [18] [19] The rst type is electrostatic doping, which is the most common doping effect that occurs in the graphene eld effect transistor (G-FET) structure. The main advantage of this approach is that the doping level is tunable by the gate potential without any implantation of additional dopants. The second type is contact doping. As graphene is a oneatom-thick two-dimensional (2D) material (t $ 0.34 nm) that is very sensitive to its surroundings, it is easily doped by merely contacting a material; for example, graphene can be doped at 10 11 charges per cm 2 by contacting a SiO 2 surface. 20, 21 The contact doping effect can be much enhanced in the case of a metal contact, as shown by theoretical 22, 23 and experimental 24 results. Usually, the contact doping is an unavoidable phenomenon that is provided by the underlying substrate or during the electrode deposition. The third type is chemical doping. This effect is generated by the adsorbed molecules on the graphene surface in vapor or liquid states. Generally, compounds such as nitric acid, 25 metal chlorides, organic molecules, 26 and water 1, 27 are used as p-type dopants, and compounds such as ammonia 1, 28 and NO 2 (ref. [29] [30] [31] are used as n-type dopants. Finally, the fourth type is substitution doping. Here, some of the carbon atoms in the graphene lattice are replaced by other atoms (mainly boron (B) or nitrogen (N)), similar to the silicon-doping techniques. 17, 32, 33 Using this technique, the bandgap of graphene can be opened; 32 however, substitution doping leads to inevitable lattice breakages, resulting in lowquality graphene sheets.
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In this paper, we used SiO 2 /Si substrates having nanopores with different porosities and pitches (NP SiO 2 /Si substrate) to tune the doping state of the transferred graphene in contact with these substrates. Laser interference lithography (LIL) was used to prepare the pitch-and diameter-tunable nanopores. The doping state of the transferred graphene was characterized by Raman spectroscopy. Bottom-contact G-FETs were fabricated on the NP SiO 2 /Si substrates to observe the Dirac voltage shi due to the porosity-induced contact doping together with the SiO 2 -air heterostructured dielectric layer-induced electrostatic doping within the aligned nanopores. The effects of porosity and pitch on the Dirac voltage shi were also investigated. It was found that the direction of the Dirac voltage shi was determined by the initial doping polarity of graphene in contact with the underlying substrate.
Experimental
Preparation of the NP SiO 2 /Si substrates (Scheme 1)
Laser interference lithography (LIL) was used to prepare the NP SiO 2 /Si substrates having different porosities at different pitches. A 300 nm-thick SiO 2 /Si wafer (highly p-doped Si, QL Electronics Co., China) was cleaned sequentially in acetone, isopropyl alcohol (IPA), and deionized water with sonication for 10 min. A 10 nm-thick Cr layer was deposited on the substrate by an electron beam evaporator. Then, a bottom antireection coating (BARC) layer (100 nm thick, AZ BARLi II 90, MicroChemicals, GmbH, Germany) and a negative photoresist (350 nm thick, AZ nLOF 2020, MicroChemicals GmbH, Germany) were spin-coated in sequence at 4000 rpm for 40 s each. Each spin-coating step was followed by 1 min post-baking at 110 C. The sample was double-exposed with a He-Cd laser (l ¼ 325 nm) and developed in a developing solution (AZ 300 MIF, MicroChemicals GmbH, Germany) to produce an array of nanopores. The exposed BARC and Cr layers within the developed nanopores were selectively etched away by O 2 plasma etching and with a Cr-wet etchant (CR-7, Cyantek corporation, USA) in sequence. Aerward, the photoresist and BARC layers were eliminated by immersing in a polymer remover (EKC 830, DuPont, USA), leaving the Cr nanopore array, which was used as a mask for etching of the underlying SiO 2 with CF 4 plasma. By eliminating the Cr mask with the Cr etchant, the NP SiO 2 /Si substrate was nally produced.
Fabrication of bottom-contact graphene eld effect transistors (G-FETs)
Bottom-contact graphene eld effect transistors (G-FETs) were fabricated. The bottom-contact structure was suggested to minimize the damage to the transferred graphene. First, sourcedrain electrodes, Au (50 nm)/Ti (10 nm), were dened on the substrate by photolithography with a channel length of 10 mm and a channel width of 50 mm. Aerward, single layer graphene (Graphene Square Inc., South Korea) was transferred onto the electrode-deposited substrate by the general wet-transfer technique. 34 The transfer process is detailed in the ESI of S1. † The sample was then vacuum annealed at 300 C for 1 h. This annealing process for removing the transfer polymer or other impurities was essential to explore the substrate-induced graphene doping and strain effects. 35 Finally, a 30 nm Al 2 O 3 layer was deposited on the whole sample as a passivation layer by atomic layer deposition (ALD) process.
Measurement of the transfer characteristics (I D -V G curves)
The SiO 2 layer was partially scratched out with a diamond cutter, and the exposed highly p-doped silicon was used as the back-gate contact. A Keithley 4200 system together with a probestation (MST 5500B, MS TECH, South Korea) were utilized for measuring the transfer characteristics. The gate bias was introduced in the dual-sweep mode from À50 V to +50 V. All measurements were performed inside a nitrogen-purged glove box.
Results and discussion
The schematic of the fabricated NP SiO 2 /Si substrate is shown in Fig. 1a . The periodically aligned nanopores with a diameter (d) at a pitch (p) were produced by a laser interference lithography (LIL, l ¼ 325 nm) process, which were controlled by several process parameters such as the Lloyd-mirror angle, laser exposure time and development time. The LIL system is further described in Fig. S2 . † The pore height (h, 150 nm) was tuned by adjusting the plasma etching time with CF 4 gas. Here, we fabricated NP SiO 2 /Si substrates with three different pitches at 500 nm, 1000 nm, and 1500 nm and three different pore diameters for each pitch. As the exposure time increased, the pore diameter decreased because a negative-tone photoresist (AZ nLOF 2020, MicroChemicals GmbH, Germany) was utilized, and thus, the porosity decreased.
Commercially available single layer graphene (Graphene Square Inc., South Korea) was transferred onto the produced various NP SiO 2 /Si substrates by the wet-transfer technique.
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The obtained optical microscopic image shows that the transferred graphene was uniform and homogeneous without notable defects (Fig. 2a) . Fig. 2b is a SEM image around the edge of the transferred graphene on the NP SiO 2 /Si substrate with aligned nanopores at a 1000 nm pitch. The graphene was suspended on the nanopores (red-dotted circle), which were blurred due to the graphene coverage. The schematic image is the vertical view of a nanopore that suspends the transferred graphene. In contrast, the nanopores without graphene coverage showed a clear appearance.
Raman spectroscopy was utilized to see the effect of annealing, and the effect of the pores of the underlying substrate on the graphene doping. It was reported that during the annealing process, tensile strain of graphene layer was switched to compressive strain, which was indicated by the redshi of the Raman G-and 2D-peaks. 36 Similar phenomena were occurred to our samples aer heat-treatment even though the degree of red-shi was not large (see the ESI, S3 †). Raman 2D-peaks mapping of the graphene on the at-and NP substrates at 1 mm step in 10 Â 10 mm 2 area was also conducted before and aer annealing process, indicating the less compressive strain of the suspended graphene on the nanopores (see the ESI, S4 †). between the two Raman spectra is that the 2D peak position ($2700 cm À1 ) of the graphene transferred on the NP SiO 2 /Si substrate was relatively blue-shied (from 2697 cm À1 to 2687 cm
À1
), signaling the relative n-doping phenomenon. The graphene interfacing the oxygen (O)-terminated SiO 2 substrate is known to be slightly p-doped by electron withdrawal from the graphene to the electronegative oxygen atomterminated surface. 37 In the case of the NP SiO 2 /Si substrate, when graphene was transferred onto the substrate, the graphene was partially suspended at the pores, inducing less interfacial area between them. Therefore, relative n-doping of the overlaid graphene could occur, considering the reduced interfacial area with the SiO 2 layer. The 2D peak positions of the Raman spectra were examined with the transferred graphene on NP SiO 2 /Si substrates having three different porosities at a certain pitch (three different pitches in each pitch, total of 9 samples) to conrm the above hypothesis. Five points were measured in each sample. The Raman spectra from all the samples are shown in Fig. S5 , † and the 2D peaks were collected to observe the doping tendency. At an identical pitch, as the porosity increased, the blue-shi degree of the 2D peak gradually increased, demonstrating the increment of the n-doping effect (Fig. 2d) . Bottom-contact G-FETs were fabricated as shown in Fig. 3a to check the doping state of transferred graphene by measuring the Dirac voltage. Top-contact G-FETs were also prepared but, the underneath graphene was impaired during the source/drain electrode fabrication processes such as photolithography and the subsequent plasma etching. The topcontact G-FET made on the NP SiO 2 /Si substrates showed one order lower drain-current (I D ) level, compared to that from the at SiO 2 /Si substrate ( Fig. S6 †) ; this was possibly due to more severe damages because the partially suspended graphene was not fully supported by the substrate. With this reason, bottomcontact G-FET structure was adopted to minimize the process steps above graphene. Aer graphene transfer, an Al 2 O 3 passivation layer (30 nm thick) was deposited by atomic layer deposition (ALD) to passivate the graphene layer from the ambient atmosphere. Fig. 3b shows a top-view SEM image of the G-FET as well as a magnied image of Al 2 O 3 /graphene on top of the NP substrate at the channel region. In addition, an image of the bare NP SiO 2 /Si substrate with the same magnication is inset for comparison. The Al 2 O 3 /graphene layer was suspended on the nanopores without noticeable breakages, and thus, the nanopores appeared to be blurred with the suspended layers. This was reconrmed by the cross-sectional SEM image (Fig. 3c) , indicating that the Al 2 O 3 /graphene layer was well suspended without sagging within the nanopore. Fig. 4 shows typical transfer curves of the G-FETs fabricated on the (a) at and (b) NP SiO 2 /Si substrate. A NP SiO 2 /Si substrate with nanopores at a 1000 nm pitch with 15% porosity was used. Hereaer, we dene the Dirac voltage as the gate voltage at which the drain current is at the minimum during the gate-voltage sweep, and the hysteresis as the difference between the two Dirac voltages in forward and backward sweeps. In the case of at SiO 2 /Si substrate, the Dirac voltages in forward and backward sweeps were nearly same independent of the drain voltages (V D ), and therefore, the hysteresis was minimal as shown in Fig. 4a . In contrast, in the case of NP SiO 2 /Si substrate, the Dirac voltages in both sweeps were much different, leading to enlarged hysteresis, as shown in Fig. 4b . Table 1 molecules, inducing the larger hysteresis. In addition, the plasma-etching process used to make the nanopores generated a rougher surface that could supply more trap sites.
It is notable that the Dirac voltage of the NP SiO 2 /Si substrate in the forward sweep shied to a much more negative voltage (À17 V), compared to the À3 V of the at SiO 2 /Si substrate. This large relative n-doping could not be explained by the contact doping effect only. Rather, this phenomenon can be explained by the electrostatic doping effect originated from the difference in the capacitance of dielectric layer. Fig. 5 shows the schematics of the dielectric layer of the two cases and their equivalent capacitance circuits for the (a) at and (b) NP SiO 2 /Si substrates. For the general metal-insulator-metal (MIM) capacitor structure, the capacitance (C) is generally expressed by eqn (2);
Here, 3, A, and d are the permittivity of the dielectric material, the overlapped area of the two plates, and the separation between the plates, respectively. For the at SiO 2 /Si substrate, the capacitance is simply expressed as the overlapped equivalent capacitor circuit, as shown in Fig. 5a . For the NP SiO 2 /Si substrate, it is complicated to calculate the capacitance because the total capacitance consists of two kinds of capacitances, as depicted in Fig. 5b . The rst one is the 300 nm-thick SiO 2 capacitance from the areas of supported graphene (red dotted rectangles), and the second is the capacitance from the areas of suspended graphene (blue dotted rectangles within the nanopores) in which the 150 nm-thick SiO 2 capacitance is serially connected to the 150 nm-thick air capacitances (SiO 2 -air heterostructured dielectric layer). Overall, these two capacitances are connected in parallel. The capacitance of the 300 nm-thick SiO 2 is known to be 11.6 nF cm À2 . 39 From this value, the capacitances of the 150 nm-thick SiO 2 and the 150 nm-thick air were
The capacitance calculation for the NP SiO 2 /Si case is complicated and detailed in the ESI of S7. † Although it appears that many capacitances (all belonging to one of the two capacitance types) are connected in parallel to each other, the capacitance can be calculated simply by adding the two types of capacitances (calculated per unit area of cm 2 ) multiplied by the respective porous (i.e., suspended graphene) and non-porous (i.e., supported graphene) area fractions; the calculated capacitances of the different samples having different pitch and porosity are listed in Table 2 . Compared to the capacitance of the at SiO 2 /Si substrate (11.6 nF cm
À2
), the calculated capacitances of the NP SiO 2 /Si substrates are relatively low. Therefore, even though the same gate bias was introduced, the induced electric eld to the graphene channel through the dielectric layer was lowered by the lower capacitance of the dielectric layer compared to that of the at substrate. Consequently, in the case of NP G-FET, the Dirac voltage shied to a more negative value than that of the at G-FET to compensate for the reduced capacitance.
G-FETs were fabricated on the at SiO 2 /Si substrate and on nine different NP SiO 2 /Si substrates, as depicted in Fig. 1 , to examine the effects of porosity and pitch on the Dirac voltage shi. Fig. 6a shows the representative transfer curves (zoomed in around the Dirac voltage) of the G-FETs fabricated on the 500 nm-pitch NP SiO 2 /Si substrates with different porosities. The arrows indicate the Dirac voltages; black for the forward sweep and red for the backward sweep. Normally p-typed graphene became n-type when being contacted with the 500 nm-pitch NP SiO 2 /Si substrate at 2% porosity. As the porosity increased, the Dirac voltage shied to more negative value (Fig. 6b) . The capacitance of the dielectric layer was reduced with increasing porosity (Table 2) , leading to the Dirac voltage shi to more negative value to compensate for the reduced capacitance, as discussed in Fig. 5 .
The transfer curves from the NP G-FETs with different porosities at 1000 nm-and 1500 nm pitches are shown in Fig. S8 , † and the Dirac voltage shi with increasing porosity is plotted in Fig. 6c and d , respectively. Interestingly, for the case of the 1500 nm pitch, the Dirac voltage shied to more positive value with increasing porosity (Fig. 6d) , which is opposite to the case of the 500 nm pitch. We found that the direction of the Dirac voltage shi was mainly dependent on the initial doping polarity of the graphene (whether p-type or n-type) by the substrate-induced contact-doping. As discussed in the Raman spectra results ( Fig. 2c and d) , the graphene on the NP SiO 2 /Si substrate demonstrated relative n-doping properties compared to the at SiO 2 /Si substrate's case. If the graphene was initially n-type aer contacting to the underneath substrate, the Dirac voltage shied to a more negative value with increasing porosity, as in the case of 500 nm (Fig. 6b) . If the graphene was initially p-type, on the other hand, the Dirac voltage shied to a more positive value with increasing porosity, as in the case of 1500 nm (Fig. 6d ).
In the case of 1000 nm pitch, the doping polarity switched at a certain porosity between 9.9% and 13.9%, meaning that the transferred graphene was still p-type when it was contacted to the SiO 2 /Si substrate with the porosity below 9.9% and became n-type on top of the substrate having a porosity above 13.9% (Fig. 6c) . Depending on the initial graphene doping polarity, different Dirac voltage shi was demonstrated with increasing the porosity; to a higher (positive) voltage up to 9.9% porosity with the initially p-type graphene or to a lower (negative) voltage above 13.9% porosity with the initially n-type graphene. This result indicates that the initial graphene doping type can be modulated by the porosity of the underlying substrate. Fig. 7a shows the effect of porosity on the hysteresis. At an identical pitch, an increase in porosity means that larger pores support the graphene layer, which could trap more H 2 O and O 2 molecules, and thus generate more OH À ions, leading to a larger hysteresis, as shown in Fig. 7a . In addition, three samples with similar porosities were selected from each pitch to evaluate the pitch size effect on the hysteresis (Fig. 7b) . In this case, a decrease in the pitch means that a graphene layer is suspended on highly dense nanopores with a smaller pore size. Therefore, a smaller amount of H 2 O or O 2 molecules can be trapped inside the pores, inducing the reduced hysteresis with decreasing pitch size.
Conclusions
Substrate-induced doping effects were investigated with G-FETs fabricated on size-and pitch-tunable NP SiO 2 /Si substrates. The graphene transferred onto the NP SiO 2 /Si substrate was partially suspended on the nanopores and demonstrated relative ndoping properties compared to the transferred graphene on a at SiO 2 /Si substrate. The dielectric layer composed of the periodically aligned nanopores had a relatively lower capacitance than that of the at SiO 2 /Si substrate. The initial doping type of graphene was determined by the pore geometry on which the graphene was transferred. As the porosity increased, the Dirac voltage shied to a higher positive or lower negative value, depending on the initial graphene doping polarity (p-or n-type, respectively). The degree of graphene doping was affected by the combination of the contact and electrostatic effects. The NP SiO 2 /Si substrate with smaller nanopores demonstrated a reduced hysteresis due to the smaller amount of H 2 O or O 2 molecules trapped within the smaller pores. This newly developed substrate-induced graphene doping technique has its worth in that graphene doping type can be effectively tuned by the nanopore geometry of the underlying substrate without additional dopants. This doping technique can also be applied to other two-dimensional (2D) materials, such as molybdenum disulde (MoS 2 ), tungsten disulde (WS 2 ), and tungsten diselenide (WSe 2 ) for various applications.
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